ABSTRACT Y-source inverter can obtain a high output voltage by using a small shoot-through duty ratio and especially applies to the occasions of large range input voltage, such as photovoltaic (PV) power generation, and so on. However, traditional Y-source needs to use a low-frequency transformer to ensure galvanic isolation between the grid and PV system. In order to combine the advantages of both Y-source inverter and transformerless PV inverter, this paper proposes a modified single-phase Y-source PV grid-connected inverter and a corresponding modulation strategy. By directly connecting negative terminal of PV array to the neutral line of the grid, the proposed topology can eliminate the leakage current completely. In this paper, the operation principle and modulation strategy of the modified transformerless Y-source inverter are illustrated. Finally, a 200W laboratory prototype is built to verify the performance of the proposed topology.
I. INTRODUCTION
For the PV grid-connected inverter, the line-frequency or high-frequency transformer is usually utilized to step up the voltage and/or achieve a galvanic isolation between the grid and the PV panels [1] . However, line-frequency transformer decreases the efficiency of PV gird-connected system and increases the cost and volume. The high-frequency transformer and switches in the dc/dc converter will also cause additional power loss [2] . As a result, the interest on singlestage transformerless inverter topologies grows.
On the other hand, the traditional voltage-source inverters (VSIs) can only work in buck mode which needs a dc/dc converter to boost the input dc voltage, and switches in the same bridge cannot be gated on simultaneously. To address the above issues, Z-source impedance network inverter was proposed to realize inversion and boost functions in a single stage [3] . It has a high voltage gain, a simple structure and high reliability to avoid the influence of shoot-through. Then many derivative impedance network topologies have been proposed to improve the performance, such as switched-inductor Z-source [4] , [5] , embedded Z-source [6] and extend Z-source [7] , [8] . However, the above topologies can only expand the output voltage range by adding the number of impedance network stages, which obviously increases the volume of inverter and cost, and decreases the efficiency.
Lately, some improved impedance networks by introducing coupled magnetics have been proposed, such as Trans-Z-source inverter [9] , -Z-source inverter [10] and T-source inverter [11] , etc. These inverters can reach different boost factor by changing the turns ratio of the coupled inductors rather than adding the stage. In order to merge the preferred voltage boost ability of the above magnetically coupled impedance network, Y-source inverter (YSI) has been proposed [12] , [13] . The Y-source network consists of a passive diode, a capacitor, and a three-winding coupling inductor (N 1 , N 2 , N 3 ). It has greater design flexibility due to two turns ratios from three windings. However, it inherits some common disadvantages from other impedancesource inverters, such as its discontinuous input current, large startup current and high dc bus voltage spikes. To address above issues, an improved Y-source inverter (I-YSI) is proposed. I-YSI adds one inductor L in and one capacitor C 2 . However, I-YSI with its modulation strategy can generate high-frequency three-level (common-mode) CM voltage, which will cause undesirable leakage current. The leakage current can cause grid current distortion, electromagnetic interference and additional system losses.
Recently many research works have been proposed to eliminate the leakage current. These are two mainly techniques to reduce leakage current. One is galvanic isolation techniques, which introduce dc-decoupling and ac-decoupling methods to disconnect the PV and the grid during zero states. H5 [14] , H6 [15] and HERIC [16] belong to the dc-decoupling topology family. However, due to the influence of switches' parasitic capacitances, the dc and ac side cannot be perfectly disconnected, which means the CM current may still exist [17] . The other one is CM voltage clamping technique, which clamps the CM voltage to half of the input voltage during the zero state. Thus, the CM voltage maintains constant for all of the switching modes. This clamping technique has been used in modified H6 [18] and HBZVR-D [19] . In addition, by connecting one pole of a PV cell directly to the neutral line of the grid, the leakage current can also be eliminated. In [20] , the negative pole of a PV array is directly connected to the neutral line of grid. In [21] , the positive terminal of a PV array is connected to the phase output during the positive half-wave and to the neutral terminal during the negative half-wave.
In this paper, a modified single-phase transformerless Y-source grid-connected inverter (TL-YSI) is presented to eliminate the ground leakage current. The negative terminal of PV arrays is connected directly to the neutral line of the gird, which the stray capacitance between PV arrays and the ground is bypassed. As a result, the leakage current is eliminated completely. The corresponding modulation strategy ensures that the shoot-through states are added to the freewheeling states to keep the active states constant.
The paper is organized as follows. Section II introduces the operational principles of the proposed topology. Section III shows the simulation and experimental results. Section IV draws the conclusions. Fig. 1 shows the proposed single-phase transformerless Y-source grid-connected PV inverter. Compared with the improved Y-source inverter, TL-YSI adds one additional switch S 5 and one capacitor C 3 . Meanwhile, the neutral line of the grid is directly connected to the negative terminal of PV arrays. V dc is the dc bus voltage across capacitor C 1 and inductors N 2 , N 3 , while V C3 is the virtual dc bus voltage across capacitor C 3 .
II. OPERATION PRINCIPLES OF PROPOSED TOPOLOGY

A. OPERATION MODE ANALYSIS
For the proposed topology, the capacitor C 3 supports the virtual dc bus voltage, so the two switches of the same leg cannot be conducted simultaneously. Therefore, the shootthrough time can be achieved by turning on S 5 and S 1 at the same time, and it will be added to the null interval to guarantee the constant active mode. As an illustration, Fig. 2 shows the switching patterns of the TL-YSI. Here, u a is the reference signal for modulating S 1 and S 2 . u b is the reference signal for modulating S 3 and S 4 , which is equal to -u a . And u d is reference signal for obtaining shoot-through time intervals. Taking the positive half cycle for example, S 2 commutates complementarily to S 1 and S 4 commutates complementarily to S 3 . S 5 commutates synchronously to S 2 . Besides, during the free-wheeling state with S 1 and S 3 conduction, S 5 is turned on again when u d is higher than the carrier signals.
By using the above PWM strategy, there will be five operation modes during one grid period as shown in Fig. 3 . 1) Mode 1 is free-wheeling mode with S 2 , S 4 , S 5 ON and S 1 , S 3 OFF. The PV arrays, inductors L in , N 1 and N 2 charge the capacitor C 1 simultaneously, inductors N 1 and N 3 charge the capacitor C 2 . Meanwhile, the PV arrays, inductors L in , N 1 and N 3 charge the capacitor C 3 . During the positive half cycle of the grid voltage, the grid current i g decreases through the switch S 2 and the anti-parallel diode of S 4 . During the negative half cycle of the grid voltage, the grid current i g decreases through the switch S 4 and the anti-parallel diode of S 2 .
2) Mode 2 is active mode that only exists during the positive half cycle. S 2 , S 3 and S 5 are ON while S 1 and S 4 are OFF. The capacitors C 1 and C 2 are charged by the PV arrays and inductors. The capacitor C 3 discharges and the output current i g increases through the switched S 2 and S 3 .
3) Mode 3 is freewheeling mode with S 1 , S 3 ON and S 2 , S 4 , S 5 OFF. The PV arrays and inductors charge the capacitor C 1 and C 2 . During the positive half cycle of the grid voltage, the grid current i g decreases through S 3 and the anti-parallel diode of S 1 . During the negative half cycle of the grid voltage, 
B. VOLTAGE ANALYSIS
Based on the above analysis, the ST mode can be achieved by turning on S 1 and S 5 , the equivalent circuit during the shootthrough mode is shown in Fig. 4(a) . The equivalent switch SW is on and diode D is reverse-biased during the ST mode, thus the relevant circuit expressions can then be written as
where n 12 is the turns ratio of N 1 and N 2 , n 13 is the turns ratio of N 1 and N 3 . The equivalent circuit during the non-shoot-through (NST) mode is shown in Fig. 4(b) . The diode D is conducting. However, the voltages of three wingdings are determined by the di/dt of the magnetizing current i m , which is basically constant during all the NST mode. The magnetizing current i m can be obtained as
where i 1 , i 2 and i 3 are the currents of three windings, respectively. Assuming that the voltages of three windings are constant during NST mode, the following expressions can be obtained as
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Applying the voltage-second balance principle to inductor N 1 , (1) and (4) yield
where d is the shoot-through duty ratio. Substituting (7) into (4), the voltage across C 2 can be obtained as
Applying the voltage-second balance principle to inductor L in , (2), (5) and (8) yield
Defining winding factor K = (N 3 + N 1 )/(N 3 − N 2 ), the voltages of dc bus, C 1 and C 2 can finally be obtained as
The peak value of the ac output voltage of the inverter can be derived as
where M is the modulation index. The corresponding maximum modulation index is
Thus, TL-YSI can permit a small shoot-through duty ratio to be used for generating the large voltage gain, which leads to lower voltage stress of the power device and better output performance.
C. CURRENT ANALYSIS
During the positive half cycle, S 5 is turned on for most of the swiching period, the voltage of C 3 is basically equal to dc bus voltage V dc , thus the current stresses of devices is almost the same with those of I-YSI. On the other hand, during the negative half cycle, S 5 is OFF during mode 5, capacitor C 3 charges the inductor L f with the current i g and voltage across C 3 decreases. While C 3 can only be charged through S 5 and S 2 during mode 1, which is much shorter than mode 5. Therefore, in order to maintain the voltage across C 3 , the current during the negative cycle through S 5 and S 2 is higher than that during the positive half cycle. Fig. 5 shows the key current waveforms. Mode 4 (shoot-through mode) is from t 0 to t 1 . S 1 and S 5 are ON and D is reverse-biased. As shown in Fig. 3(d) , the current through C 3 is zero, and the following expressions can be obtained as
As shown in Fig. 5 , during one switching period, the average of the magnetizing current I M is
Therefore, the current through C 1 can be expressed as 
During mode 3, the average of the magnetizing current I M can be calculated as
Thus, the current through C 2 can be expressed as
[t 2 , t 3 ] and [t 4 , t 5 ] are mode 5 (active mode). The capacitor C 3 charges the inductor L f through S 1 and S 4 , so the current through C 3 can be written as
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[t 3 , t 4 ] is Mode 1 (freewheeling mode). S 2 , S 4 and S 5 are ON. The dc bus charges the capacitor C 3 through S 5 and S 2 . Thus, the following expressions can be obtained as
Similarly, the average of the magnetizing current I M is constant and current through C 2 can be expressed as
Applying the current-second principle on C 1 , C 2 and C 3 , the follow equation is given by 
where x can be 1, 2 or 3, m is the modulation index, m = M |sin(ωt)|. Finally, the following expressions can be obtained as
Similarly, same calculation is executed during the positive half cycle, and the current stresses are summarized in Table 1 . i 1a , i 2a , i 3a are the current through inductors N 1 , N 2 , N 3 during mode 3 and mode 5, i 1f , i 2f , i 3f are the current through inductors N 1 , N 2 , N 3 during mode 1 and mode 2 respectively, i 2(ST) , i 3(ST) are the currents of inductors N 2 , N 3 during shootthrough mode respectively, i ST is the shoot-through current, i S2 , i S5 are the currents through S 2 , S 5 respectively. As mentioned before, the current stresses are different between positive and negative half cycle, especially i C3 , i S2 , and i S5 during mode 1 when the dc bus charges capacitor C 3 .
D. CAPACITOR OPTIMIZATION
Theoretically, the analyses above all based on the condition that the voltage across C 3 is constant during both positive and negative half cycle. However, during the negative half cycle, the voltage across C 3 will slightly decrease. Therefore, the charging current of C 3 in mode 1 should be analyzed in details. Here, the equivalent circuit of mode 1 is obtained in Fig. 6 . The PV arrays and the Y-source impendence network is taken as a voltage source in series with a resistor, the filter inductor and the grid are modeled as a current source, the power switch is regarded as a constant voltage drop in series with a resistor, and the capacitor is regarded as an ideal capacitor in series with a resistor. As shown in Fig. 6 , applying KVL voltage principle, the charging current i C3 can be obtained as
where V is the voltage difference of V dc and V C3 at the start of mode 1, V is the voltage difference of V dc and V C3 at the end of mode 1, R = R dc + R S5 + R C3 + R S2 is the equivalent resistance. Thus, the charging current is detemined by the voltage difference of dc bus and capacitor C 3 . From  Fig. 1 , the equation of dc bus can be obtained as
Assuming the voltages across all inductors are constant during NST mode, the instaneous value of dc bus can be written as
where V C1 , V C2 are the voltage variations of C 1 and C 2 . VOLUME 6, 2018 FIGURE 7. The voltages across C 1 , C 2 and C 3 during the negative half cycle.
As shown in Fig. 7 , V C1 and V C2 are equal to zero at the end of mode 1. As shown in Fig. 5 , V C1 and V C2 at the start of mode 1 can be calculated as
where i 2a , i C2a are the currents through C 1 and C 2 druing mode 3 and mode 5, i C2s is the current through C 2 druing mode 4.
On the other hand, the voltage across C 3 at the end of the positive half cycle positive can be written as
where V 1 is the voltage rise of C 3 during mode 1. During the Mode 1, the current through C 3 can be obtained as
While, during the Mode 5, the current through C 3 can be obtained as
where V 2 is the voltage drop of C 3 during mode 5. For one switching period, the i g can be assumed to be constant. Terefore, V 2 can be obtained according to (38) . From (32) to (38), the V and V can be calculated as
Substituting (31), (39) and (40) into (37), the voltage increase of C 3 can be obtained as
According to (34), (35), (38) and (41), as the smaller value of of C 1 , C 2 and C 3 , V 1 can be more close to V 2 . Therefore, the voltage across C 3 will be basically constant for the whole switching period. On the other hand, the value of C 3 must be big enough to absorb the double frequency power ripple from the ac side. Thus, there must be a tradeoff to design the values of three capacitors. 
III. MATHSIMULATION AND EXPERIMENTAL RESULTS
Simulations and experiments of the proposed topology have been performed to verify the presented theoretical analysis. The parameters used for the verification are listed in Table 2 , while results obtained are described as follows. 
A. SIMULATION RESULTS
In order to meet the grid peak voltage 155V, the shoot-through duty ratio d is set to be 0.12 in this paper. Theoretically, the following values can be obtained as Fig. 8 shows simulation results of grid voltage and grid current. grid current is standard sinusoidal. The amplitude of grid current is 2.58A and the power factor is unity. Next, the simulation results demonstrate the influence of the capacitors C 1 and C 2 on current stresses. Both of two capacitors are set to be 100µF and 470µF respectively. 9 shows the voltages across C 1 , C 2 and C 3 . As shown in Fig. 9(a) , the voltages across C 1 , C 2 and C 3 are about 218V, 118V and 244V respectively when C 1 and C 2 are set to be 100µF. And the voltage across C 3 has a double frequency ripple about 2.5V because of the power fluctuation from the ac side. On the other hand, when C 1 and C 2 are set to be 470µF, the voltages of three capacitors maintains constant. However, the voltage ripple of C 3 is about 4V, which inevitably affects the dynamic response and gird current quality of the system. Fig. 10 shows the current through C 3 and S 2 during the negative half cycle. When C 1 and C 2 are set to be 100µF, the peak current through C 3 is about 10A and the peak current through S 2 is about 11.8A. When C 1 and C 2 are set to be 470µF, the peak current through C 3 and S 2 are about 11A and 13A, respectively. Furthermore, Fig. 10(c) shows the currents through C 3 in one switching period. During mode 5 (active mode), the discharging current is the same, while the charging current with small capacitances (blue) is much higher than that with large capacitances during mode 1 (freewheeling mode). 
B. EXPERIMENTAL RESULTS
A 200W laboratory prototype based on DSP TMS320F28335 has been performed and the hardware platform is shown in Fig. 11 .
The experimental results of grid voltage v g , grid current i g , and input current i in and the leakage current i cm of the proposed topology are shown in Fig. 12 . The grid current is highly sinusoidal and synchronized with the grid voltage. The input current is continuous and has a slight double frequency (100Hz) ripple. The leakage current i cm is successfully limited to a very small value that is less than 30mA for the peak value and less than 10mA for the rms value. This complies with the DIN V VDE V 0126-1-1 standard. Fig. 13 shows experimental results of dc bus voltage V dc and input current i in . It is clear that i in increases in ST mode and decreases in NST mode. In NST mode, V dc is equal to 244V. The voltages across the capacitors are shown in Fig. 14 . The values of three capacitors can be read as V C1 = 214V, V C2 = 117V, and V C3 = 244V, which are close to the theoretical values.
The currents through capacitors and coupling inductors are shown in Fig. 15 . It can be seen from Fig. 15(a) that the current through C 3 during the positive half cycle is less than 1.8A, while the peak current during the negative half cycle is larger than 6A. The current through S 5 and C 3 during the negative half cycle is shown in Fig. 15(b) . In mode 4 (ST mode), the shoot-through current is about 9A, which is larger than the charging current through C 3 . While the other key currents during the negative half cycle are shown in Fig. 15(c) . Obviously, these currents consisted with theoretic analysis mentioned in Fig. 5 .
IV. CONCLUSION
A modified transformerless improved Y-source gridconnected inverter for PV systems has been proposed in this paper. The neutral line of the grid is directly connected to the negative terminal of PV arrays, eliminating all the circuit loop of the leakage current. The modified PWM strategy is implemented, and the corresponding voltage and current stresses have been analyzed. The improved Y-source can obtain a higher voltage gain while using a small shoot-through duty ratio. In addition, low ac output current distortion can be achieved because of no dead time. These factors make the modified improved Y-source inverter more suitable for PV arrays. Finally, experimental results verified the expected performances of the proposed inverter.
